Package Details: stockfish 1:17-1

Git Clone URL: https://aur.archlinux.org/stockfish.git (read-only, click to copy)
Package Base: stockfish
Description: A strong UCI chess engine
Upstream URL: https://stockfishchess.org/
Keywords: chess uci
Licenses: GPL-3.0
Submitter: None
Maintainer: niklasf
Last Packager: niklasf
Votes: 161
Popularity: 1.21
First Submitted: 2009-12-18 06:41 (UTC)
Last Updated: 2024-09-07 06:27 (UTC)

Latest Comments

« First ‹ Previous 1 2 3 4 5 6 7 8 9 Next › Last »

setone commented on 2021-07-17 13:18 (UTC)

Thank you @bulletmark, that does seem to work. Successfully ran

./stockfish bench 16 1 13 default depth mixed

bulletmark commented on 2021-07-17 01:46 (UTC)

@setone, yes that check is primitive and my fix here is primitive as well but should work. Can you please try it: http://ix.io/3tdC

setone commented on 2021-07-16 20:00 (UTC) (edited on 2021-07-16 20:03 (UTC) by setone)

Hello, I have an older AMD processor:

Architecture:            x86_64
  CPU op-mode(s):        32-bit, 64-bit
  Address sizes:         40 bits physical, 48 bits virtual
  Byte Order:            Little Endian
CPU(s):                  4
  On-line CPU(s) list:   0-3
Vendor ID:               AuthenticAMD
  Model name:            AMD A8-3820 APU with Radeon(tm) HD Graphics
    CPU family:          18
    Model:               1
    Thread(s) per core:  1
    Core(s) per socket:  4
    Socket(s):           1
    Stepping:            0
    Frequency boost:     enabled
    CPU max MHz:         2500.0000
    CPU min MHz:         800.0000
    BogoMIPS:            5002.60
    Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm 3dnowext 3dnow constant_tsc rep_good nopl nonstop_tsc cpuid extd_api
                         cid pni cx16 popcnt lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs skinit wdt cpb hw_pstate vmmcall arat npt lbrv svm_lock nrip_save pausefilter
Virtualization features: 
  Virtualization:        AMD-V
Caches (sum of all):     
  L1d:                   256 KiB (4 instances)
  L1i:                   256 KiB (4 instances)
  L2:                    4 MiB (4 instances)
NUMA:                    
  NUMA node(s):          1
  NUMA node0 CPU(s):     0-3
Vulnerabilities:         
  Itlb multihit:         Not affected
  L1tf:                  Not affected
  Mds:                   Not affected
  Meltdown:              Not affected
  Spec store bypass:     Not affected
  Spectre v1:            Mitigation; usercopy/swapgs barriers and __user pointer sanitization
  Spectre v2:            Mitigation; Full AMD retpoline, STIBP disabled, RSB filling
  Srbds:                 Not affected
  Tsx async abort:       Not affected

When I build using makepkg, PKGBUILD incorrectly identifies my architecture as x86-64-modern. This causes stockfish to crash in smmintrin.h:

281│ extern __inline __m128i __attribute__((__gnu_inline__, __always_inline__, __artificial__))
282│ _mm_max_epi8 (__m128i __X, __m128i __Y)
283│ {
284├─> return (__m128i) __builtin_ia32_pmaxsb128 ((__v16qi)__X, (__v16qi)__Y);
285│ }

I can work around the problem by commenting out 2 lines in PKGBUILD:

 30 #  elif grep -q popcnt /proc/cpuinfo; then
 31 #    _arch=x86-64-modern

which causes my architecture to be correctly identified as x86-64. So there seems to be an issue with the test.

tjackson commented on 2020-03-29 06:09 (UTC)

Ah, my mistake. I wasn't sure. Thanks for the heads up.

bulletmark commented on 2020-03-28 21:11 (UTC) (edited on 2020-03-28 21:12 (UTC) by bulletmark)

@tjackson, note (e.g. for next time) there is no need or point bumping the pkgrel just because you add a new arch.

andmars commented on 2020-03-27 15:14 (UTC)

Hi, could add armv7h as well? I'm building a raspberry pi 4 to be my chesscomputer with SCID. (I simply added 'armv7h' to the PKGBUILD and it builts, install, and works just fine. Thank you.

tjackson commented on 2020-01-26 21:30 (UTC)

The build also supports Clang if someone wants/needs it. Just change COMP=gcc to COMP=clang, I believe.

tjackson commented on 2020-01-26 21:20 (UTC)

I fear I've done this horribly wrong but I added armv7 and bmi2 instructions. Feedback greatly welcome.

chengsun commented on 2019-04-28 08:27 (UTC)

Could you also enable BMI2 instructions for those processors that support it? This provides a couple % speedup (versus x86-64-modern).

    elif grep bmi2 /proc/cpuinfo 2>&1; then
        _arch=x86-64-bmi2