blob: 9918f89cbaf8f8e25a767eafdd3310088747d2eb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
pkgbase = python-cocotb-bus-git
pkgdesc = Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
pkgver = r3101.a3e22f78
pkgrel = 1
url = https://github.com/cocotb/cocotb-bus
arch = any
license = BSD
makedepends = git
makedepends = python-setuptools-scm
depends = python
optdepends = iverilog: for simulating verilog designs
optdepends = ghdl: for simulating VHDL designs
optdepends = gtkwave: for visualizing waveforms
provides = python-cocotb-bus
conflicts = python-cocotb-bus
options = !emptydirs
source = git+https://github.com/cocotb/cocotb-bus
md5sums = SKIP
pkgname = python-cocotb-bus-git
|