.SRCINFO


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

pkgbase = surelog-git
	pkgdesc = SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler.
	pkgver = 1.75.r1.ge83d01f
	pkgrel = 1
	url = https://github.com/chipsalliance/Surelog
	arch = x86_64
	license = Apache
	checkdepends = gtest
	makedepends = git
	makedepends = cmake
	makedepends = tcl
	makedepends = antlr4
	makedepends = python
	makedepends = nlohmann-json
	depends = antlr4-runtime
	depends = uhdm
	depends = flatbuffers>2.0.6
	provides = surelog=1.75.r1.ge83d01f
	conflicts = surelog
	source = git+https://github.com/chipsalliance/Surelog
	source = 0001-Always-precompile-OVM-UVM.patch
	sha256sums = SKIP
	sha256sums = 845be86b6d9c9678cb5f8237ac8c6924f6d5a6e153d673debe5589d4c2981b3f

pkgname = surelog-git