.SRCINFO


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

pkgbase = verible
	pkgdesc = Suite of SystemVerilog developer tools. Including a style-linter, indexer, formatter, and language server
	pkgver = 0.0.r3946.g851d3ff4
	pkgrel = 2
	url = https://github.com/chipsalliance/verible
	arch = x86_64
	arch = aarch64
	license = Apache 2.0
	makedepends = python
	makedepends = bazel
	makedepends = git
	makedepends = m4
	makedepends = flex
	makedepends = bison
	depends = bash
	provides = verible
	conflicts = verible-git
	conflicts = verible-bin
	source = verible-0.0.r3946.g851d3ff4.tar.gz::https://github.com/chipsalliance/verible/archive/refs/tags/v0.0-3946-g851d3ff4.tar.gz
	sha256sums = 1454b8df8a978c11139b800b229b498c02bb22f8f2b97a21022b2a6f099604af

pkgname = verible